



# **GD55X02GE**

# **DATASHEET**



## Contents

<b>1</b>	<b>FEATURES</b> .....	<b>4</b>
<b>2</b>	<b>GENERAL DESCRIPTIONS</b> .....	<b>5</b>
<b>3</b>	<b>MEMORY ORGANIZATION</b> .....	<b>8</b>
<b>4</b>	<b>DEVICE OPERATIONS</b> .....	<b>9</b>
4.1	SPI MODE .....	9
4.2	OPI MODE.....	9
4.3	RESET FUNCTION .....	9
4.4	ECC FUNCTION .....	10
4.5	DATA STROBE FUNCTION .....	10
<b>5</b>	<b>DATA PROTECTION</b> .....	<b>11</b>
<b>6</b>	<b>DATA INTEGRITY CHECK</b> .....	<b>13</b>
6.1	ECC (ERROR CHECKING AND CORRECTING) .....	13
6.2	ECS# (ERROR CORRECTED SIGNAL) PIN .....	14
6.3	PARITY CHECK (CRC) .....	14
<b>7</b>	<b>REGISTERS</b> .....	<b>17</b>
7.1	STATUS REGISTER .....	17
7.2	EXTENDED ADDRESS REGISTER .....	19
<b>8</b>	<b>INTERNAL CONFIGURATION REGISTER</b> .....	<b>21</b>
8.1	NONVOLATILE CONFIGURATION REGISTER .....	21
8.2	VOLATILE CONFIGURATION REGISTER .....	23
8.3	SUPPORTED CLOCK FREQUENCIES .....	26
8.4	DATA SEQUENCE WRAPS BY DENSITY .....	27
<b>9</b>	<b>COMMAND DESCRIPTIONS</b> .....	<b>28</b>
9.1	ENABLE 4-BYTE MODE (B7H) .....	32
9.2	DISABLE 4-BYTE MODE (E9H).....	32
9.3	WRITE ENABLE (WREN) (06H).....	33
9.4	WRITE DISABLE (WRDI) (04H) .....	33
9.5	WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H) .....	34
9.6	WRITE STATUS REGISTER (WRSR) (01H/31H) .....	34
9.7	WRITE EXTENDED ADDRESS REGISTER (C5H).....	35
9.8	WRITE NONVOLATILE/VOLATILE CONFIGURATION REGISTER (WRCR) (B1H/81H) .....	36
9.9	READ STATUS REGISTER (RDSR) (05H/35H).....	36
9.10	READ NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B5H/85H).....	37
9.11	READ EXTENDED ADDRESS REGISTER (C8H) .....	38



9.12	READ DATA BYTES (READ) (03H/13H) .....	39
9.13	READ DATA BYTES AT HIGHER SPEED (FAST READ) (0BH/0CH).....	40
9.14	OCTAL OUTPUT FAST READ (8BH/7CH) .....	41
9.15	OCTAL I/O FAST READ (CBH/CCH) .....	41
9.16	OCTAL I/O DTR READ (FDH).....	43
9.17	PAGE PROGRAM (PP) (02H/12H).....	44
9.18	OCTAL PAGE PROGRAM (82H/84H) .....	45
9.19	EXTEND OCTAL PAGE PROGRAM (C2H/8EH).....	46
9.20	SECTOR ERASE (SE) (20H/21H).....	47
9.21	32KB BLOCK ERASE (BE32) (52H/5CH).....	48
9.22	64KB BLOCK ERASE (BE64) (D8H/DCH).....	49
9.23	CHIP ERASE (CE) (60H/C7H) .....	50
9.24	DEEP POWER-DOWN (DP) (B9H).....	51
9.25	RELEASE FROM DEEP POWER-DOWN (ABH) .....	51
9.26	READ UNIQUE ID (4BH).....	52
9.27	READ IDENTIFICATION (RDID) (9FH/9EH) .....	53
9.28	PROGRAM/ERASE SUSPEND (PES) (75H) .....	54
9.29	PROGRAM/ERASE RESUME (PER) (7AH) .....	55
9.30	ERASE SECURITY REGISTERS (44H) .....	56
9.31	PROGRAM SECURITY REGISTERS (42H).....	57
9.32	READ SECURITY REGISTERS (48H) .....	58
9.33	INDIVIDUAL BLOCK/SECTOR LOCK (36H)/UNLOCK (39H)/READ (3DH).....	59
9.34	GLOBAL BLOCK/SECTOR LOCK (7EH) OR UNLOCK (98H).....	61
9.35	ENABLE RESET (66H) AND RESET (99H).....	62
9.36	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH).....	63
<b>10</b>	<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>65</b>
10.1	POWER-ON TIMING.....	65
10.2	INITIAL DELIVERY STATE .....	65
10.3	ABSOLUTE MAXIMUM RATINGS .....	65
10.4	CAPACITANCE MEASUREMENT CONDITIONS.....	66
10.5	DC CHARACTERISTICS.....	67
10.6	AC CHARACTERISTICS .....	70
<b>11</b>	<b>ORDERING INFORMATION.....</b>	<b>79</b>
11.1	VALID PART NUMBERS .....	80
<b>12</b>	<b>PACKAGE INFORMATION .....</b>	<b>81</b>
12.1	PACKAGE TFBGA-24BALL (5X5 BALL ARRAY).....	81
<b>13</b>	<b>REVISION HISTORY.....</b>	<b>82</b>



## 1 FEATURES

- ◆ 2G-bit Xccela™ Flash
  - 256M-Byte
  - 256 Bytes per programmable page
- ◆ Standard, Octal SPI, DTR Octal SPI
  - Standard SPI: SCLK, CS#, SI, SO, IO[7:2], WP#, RESET#
  - Octal SPI: SCLK, CS#, IO[7:0], WP#, RESET#
  - OPI DTR (Double Transfer Rate) Read
  - 3- or 4-Byte Address Mode
- ◆ High Speed Clock Frequency
  - 166MHz for fast read
  - OPI Mode Data transfer up to 166MBytes/s
  - Octal I/O Data transfer up to 166MBytes/s
  - DTR Octal I/O Data transfer up to 400MBytes/s with DQS
- ◆ Allows XIP(eXecute in Place) Operation
  - High speed Read reduce overall XiP instruction fetch time
  - Continuous Read with Wrap further reduce data latency to fill up SoC cache
- ◆ Software/Hardware Write Protection
  - Write protect all/portion of memory via software
  - Enable/Disable protection with WP# Pin
  - Individual Block Protection
- ◆ Data Integrity Check
  - On-chip ECC (1-bit correction/2-bit detection every 8-Byte)<sup>(1)</sup>
  - CRC detects accidental changes to raw data
- ◆ Fast Program/Erase Speed
  - Page Program time: 0.15ms typical
  - Sector Erase time: 30ms typical
  - Block Erase time: 0.15/0.22s typical
  - Chip Erase time: 300s typical
- ◆ Flexible Architecture
  - Sector of 4K-Byte
  - Block of 32/64K-Byte
  - Erase/Program Suspend/Resume
- ◆ Low Power Consumption
  - 80μA typical stand-by current
  - 8μA typical power-down current
- ◆ Advanced Security Features
  - 128-bit Unique ID
  - 4K-Byte Security Registers With OTP Lock
- ◆ Single Power Supply Voltage
  - Full voltage range: 2.7~3.6V
- ◆ Endurance and Data Retention
  - Minimum 100,000 Program/Erase Cycles
  - 20-year data retention typical
- ◆ Package Information
  - TFBGA-24ball (5x5 Ball Array)

### Note:

1. When ECC is enabled, it is required to program minimum one or multiple aligned 8-Byte granularities. Every aligned 8-Byte granularity should only be programmed once before Erase to ensure correct ECC operations.




## 2 GENERAL DESCRIPTIONS

The GD55X02GE (2G-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Octal SPI and DTR mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2, I/O3, I/O4, I/O5, I/O6, I/O7, WP#, DQS, ECS# and RESET#. The Octal I/O & Octal output data is transferred with speed of 166MBytes/s, and the DTR Octal I/O data is transferred with speed of 400MBytes/s.

### CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for TFBGA24 5x5 ball array package



24-BALL TFBGA (5x5 ball array)

Table 1 Ball Description for TFBGA24 5x5 ball array package

Pin No.	Pin Name	I/O	Description
A4	RESET#	I	Reset Input
A5	ECS#	O	ECC Correction Signal (Open Drain)
B2	SCLK	I	Serial Clock Input
B3/C1/E5	VSS		Ground
B4/D1/E4	VCC		Power Supply
C2	CS#	I	Chip Select Input
C3	DQS	O	Data Strobe Signal Output
C4	IO2	I/O	Data Input Output 2
C5	WP#	I	Write Protect Input
D2	SO (IO1)	I/O	Data Output (Data Input Output 1)
D3	SI (IO0)	I/O	Data Input (Data Input Output 0)
D4	IO3	I/O	Data Input Output 3
D5	IO4	I/O	Data Input Output 4
E1	IO7	I/O	Data Input Output 7




E2	IO6	I/O	Data Input Output 6
E3	IO5	I/O	Data Input Output 5

Note:

1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
2. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
3. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, it is recommended to connect it to VCC in the system but leaving it floating is OK.
4. All the three sets of VCC/VSS must be connected.
5. If WP# is unused, it is recommended to connect it to VCC in the system but leaving it floating is OK.



BLOCK DIAGRAM





### 3 MEMORY ORGANIZATION

#### GD55X02GE

Each device has	Each block has	Each sector has	Each page has	
256M	64/32K	4K	256	Bytes
1M	256/128	16	-	pages
64K	16/8	-	-	sectors
4K/8K	-	-	-	blocks

#### UNIFORM BLOCK SECTOR ARCHITECTURE

##### GD55X02GE 64K Bytes Block Sector Architecture

Block	Sector	Address range	
4095	65535	FFFF000H	FFFFFFFH
	.....	.....	.....
	65520	FFF0000H	FFF0FFFH
4094	65519	FFE0000H	FFE0FFFH
	.....	.....	.....
	65504	FFE0000H	FFE0FFFH
.....	.....	.....	.....
	.....	.....	.....
	.....	.....	.....
.....	.....	.....	.....
	.....	.....	.....
	.....	.....	.....
2	47	02F000H	02FFFFH
	.....	.....	.....
	32	020000H	020FFFH
1	31	01F000H	01FFFFH
	.....	.....	.....
	16	010000H	010FFFH
0	15	00F000H	00FFFFH
	.....	.....	.....
	0	000000H	000FFFH



## 4 DEVICE OPERATIONS

### 4.1 SPI Mode

#### Standard SPI

The GD55X02GE features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

#### Octal SPI

The GD55X02GE supports Octal SPI operation when using the “Octal Output Fast Read”, “Octal I/O Fast Read”, “Octal Input Page Program, Extended Octal Input Fast Program” (8BH/7CH, CBH/CCH, 82H/84H, C2H/8EH) commands. These commands allow data to be transferred to or from the device at eight times the rate of the standard SPI. When using the Octal SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

#### Octal DTR SPI

The GD55X02GE supports DTR Octal SPI operation when using the “DTR Octal I/O Fast Read” (FDH) command. This command allows data to be transferred to or from the device at sixteen times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Octal SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

### 4.2 OPI Mode

#### Standard OPI

The GD55X02GE supports Octal Peripheral Interface (OPI) operations only when the device is switched to OPI mode by setting Byte<0> in Nonvolatile/Volatile Configuration Register. The OPI mode utilizes all 8 IO pins to input the command code. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK. Only one mode can be active at any given times. Upon power-up and after software reset using “Enable Reset (66H) and Reset (99H)” command, the state of the device is defined by the setting of Byte<0> in Nonvolatile Configuration Register.

#### DTR OPI

The GD55X02GE supports DTR OPI operation when the device is switched to DTR OPI mode by setting Byte<0> in Nonvolatile/Volatile Configuration Register. The data input/output will be latched on both rising and falling edges of the serial clock. Only one mode can be active at any given times. Upon power-up and after software reset using “Enable Reset (66H) and Reset (99H)” command, the state of the device is defined by the setting of Byte<0> in Nonvolatile Configuration Register.

### 4.3 RESET Function


The RESET# pin allows the device to be reset by the control.

The RESET# pin goes low for a minimum period of tRLRH will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.



Figure 2 RESET Condition



#### 4.4 ECC Function

The ECC Correction Signal (ECS#) pin is provided to the system hardware designers to determine the ECC status during any Read operation. The ECS# pin will be pulled low during any 8-Byte Read data output period in which an ECC event has occurred. ECS# pin can be used to represent SEC (Single Error Correction) and DED (Double Error Detection) events. ECC Correction Signal Output pin is an Open-Drain connection.

#### 4.5 Data Strobe Function

The Data Strobe function is enabled as default for this device, and the DQS pin is an active output pin for the Data Strobe (DQS) signal during Read operations. The DQS signal is typically used in high speed applications to indicate when the output data is ready to be fetched by the controllers. When the data strobe function is enabled, DQS signal is driven to ground once CS# goes LOW, and will start to toggle when the output data is ready on the I/O pins. The toggling frequency is the same as the CLK frequency. For STR Read operations, the data should only be latched on the rising edge of DQS signal. For DTR Read operations, the data should be latched on both rising edge and falling edge of the DQS signal. The Data Strobe function can also be disabled by setting the non-volatile or volatile Configuration Register Byte<0>. Please refer to the Configuration Register description for details. When disabled, the DQS signal is not driven and will stay at Hi-Z state.



## 5 DATA PROTECTION

The GD55X02GE provide the following data protection methods:

- ◆ Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
  - Power-Up/ Software reset (66H+99H)
  - Write Disable (WRDI)
  - Write Status Register (WRSR)
  - Write Extended Address Register (WEAR)
  - Write Nonvolatile Configuration Register (WNVCR)
  - Write Volatile Configuration Register (WVCR)
  - Page Program (PP)
  - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
  - Erase Security Registers / Program Security Registers
- ◆ Software Protection Mode:
  - The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but cannot be changed.
  - Individual Block Protection bit provides the protection selection of each individual block.
- ◆ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0 bit.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

**Table 2. GD55X02GE Protected area size**

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	0	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	4095	0FFF0000h-0FFFFFFFh	64KB	Upper 1/4096
0	0	0	1	0	4094 to 4095	0FFE0000h-0FFFFFFFh	128KB	Upper 1/2048
0	0	0	1	1	4092 to 4095	0FFC0000h-0FFFFFFFh	256KB	Upper 1/1024
0	0	1	0	0	4088 to 4095	0FF80000h-0FFFFFFFh	512KB	Upper 1/512
0	0	1	0	1	4080 to 4095	0FF00000h-0FFFFFFFh	1MB	Upper 1/256
0	0	1	1	0	4064 to 4095	0FE00000h-0FFFFFFFh	2MB	Upper 1/128
0	0	1	1	1	4032 to 4095	0FC00000h-0FFFFFFFh	4MB	Upper 1/64
0	1	0	0	0	3968 to 4095	0F800000h-0FFFFFFFh	8MB	Upper 1/32
0	1	0	0	1	3840 to 4095	0F000000h-0FFFFFFFh	16MB	Upper 1/16
0	1	0	1	0	3584 to 4095	0E000000h-0FFFFFFFh	32MB	Upper 1/8
0	1	0	1	1	3072 to 4095	0C000000h-0FFFFFFFh	64MB	Upper 1/4
0	1	1	0	0	2048 to 4095	08000000h-0FFFFFFFh	128MB	Upper 1/2
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/4096
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/2048
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/1024
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/512



1	0	1	0	1	0 to 15	00000000h-000FFFFFh	1MB	Lower 1/256
1	0	1	1	0	0 to 31	00000000h-001FFFFFh	2MB	Lower 1/128
1	0	1	1	1	0 to 63	00000000h-003FFFFFh	4MB	Lower 1/64
1	1	0	0	0	0 to 127	00000000h-007FFFFFh	8MB	Lower 1/32
1	1	0	0	1	0 to 255	00000000h-00FFFFFFh	16MB	Lower 1/16
1	1	0	1	0	0 to 511	00000000h-01FFFFFFh	32MB	Lower 1/8
1	1	0	1	1	0 to 1023	00000000h-03FFFFFFh	64MB	Lower 1/4
1	1	1	0	0	0 to 2047	00000000h-07FFFFFFh	128MB	Lower 1/2
X	1	1	0	1	ALL	00000000h-0FFFFFFFh	256MB	ALL
X	1	1	1	X	ALL	00000000h-0FFFFFFFh	256MB	ALL

**Table 3. GD55X02GE Individual Block Protection (WPS=0)**

Block	Sector	Address range		Individual Block Lock Operation
4095	65535	0FFF F000h	0FFF FFFFh	<b>4096 Blocks</b> <b>Block Lock: 36H+Address</b> <b>Block Unlock: 39H+Address</b> <b>Read Block Lock: 3DH+Address</b> <b>Global Block Lock: 7EH</b> <b>Global Block Unlock: 98H</b>
	.....	.....	.....	
	65520	0FFF 0000h	0FFF 0FFFh	
4094	65504~65519	0FFE 0000h	0FFE FFFFh	
.....	.....	.....	.....	
.....	.....	.....	.....	
.....	.....	.....	.....	
1	16~31	0001 0000h	0001 FFFFh	
0	15	0000 F000h	0000 FFFFh	
	.....	.....	.....	
	0	0000 0000h	0000 0FFFh	

**Notes:**

1. Protection configuration: This bit is used to select which Write Protect scheme should be used.
2. Individual Block Protection bits are volatile lock bits. Each volatile bit corresponds to and provides volatile protection for an individual memory sector, which is locked temporarily (protection is cleared when the device is reset or powered down).
3. The first and last sectors will have volatile protections at the 4KB sector level. Each 4KB sector in these sectors can be individually locked by volatile lock bits setting.



## 6 DATA INTEGRITY CHECK

The data storage and transmission errors will cause unexpected Flash device variation that makes a harmful impact on overall system functions. To prevent these errors, GD55X02GE product provides advanced Data Integrity Check function. For the data storage and data transmission in the flash device, Data Integrity Check can check errors and correct them, allowing self-checking and preventing errors in advance.

The Data Integrity Check function includes two methods:

- **ECC (Error Checking and Correcting): to prevent the data storage errors**
- **CRC (Cyclic Redundancy Check): to prevent the data transmission errors**

The register data and software signals can also be used to associate the Data Integrity Check function to fully record the results of checking, and can also immediately feedback.

### 6.1 ECC (Error Checking and Correcting)

Error Correction Codes (ECC) is a commonly used technique in non-volatile memory to reduce the device Bit Error Rate (BER) during the device operation life and improve device reliability. To achieve error detection and correction, redundancy data must be added to store the ECC calculation results for a given length of data. In GD55X02GE, every aligned 8-Byte data (A[2:0] = 0, 0, 0) stored in the memory array will be checked by the internal ECC engine using SEC-DED (Single Error Correction - Double Error Detection) Hsiao Codes algorithm. With 8-Byte ECC data granularity, ECC calculation latency time can be minimized and highest level of data integrity can be preserved.

The default value of all memory data is FFH (Erased) when the device is shipped from the factory. A “Page Program (02H/12H)” or “Octal Page Program (82H/84H)” or “Extend Octal Page Program (C2H/8EH)” command can be used to program the user data into the memory array. When ECC is enabled, ECC calculation will be performed during the internal programming operation and the results are stored in the redundancy or spare area of the memory array. It is necessary to program every page in aligned 8-Byte granularity so that ECC engine can store the correct ECC information. It is also required that every aligned 8-Byte data granularity can only be programmed once to avoid additional ECC calculation in the same granularity resulting incorrect ECC results. A technique previously known as “Incremental Byte/Bit Programming to the same Byte location” cannot be used for GD55X02GE when ECC is enabled.

During data read operations, the internal ECC engine will check the ECC results stored in the spare area and apply necessary error correction or error detection to the main array data being read out. It is necessary to check the ECC Status Bits (SEC and DED) in the Status Register after every Read operation to see if the data read out contains one error or not. A Read operation can start from any Byte address and continue through the entire memory array, so it is not necessary to align the 8-Byte granularity boundary address to start a Read command.

Additional hardware monitoring of the ECC status can also be used to observe the ECC status in real time during any data output. When configured, the ECS# (ECC Correction Signal) pin will be pulled low during any aligned 8-Byte data output if it contains SEC or DED event.

The SEC and DED bits can be reset through anyone of the following situations:

- Sending a new Read Command
- Issuing Software Reset Command
- Hardware Reset
- Power-up cycle




## 6.2 ECS# (Error corrected Signal) Pin

The ECS# pin is a real time hardware signal to feedback the ECC correction status. The ECS# pin is designed as an open drain structure and a pull-up resistor (Rp) is required. In normal situation, the ECS# is kept on High-Z state. Once error correction begins, the ECS# pin will pull low during the whole ECC chunk unit after a duration of tECSV delay timing.

The ECS# (ECC Correction Signal) pin will be pulled low during any aligned 8-Byte data output if it contains SEC (Single Error Correction) or DED (Double Error Detection event).

**Figure 3. ECS# Timing**



## 6.3 Parity Check (CRC)

The parity check function can only be operated when the data is input/output in DTR mode. The bit7~6 in Byte<4> of the Configuration Register can set the parity check function.

For read operation after the Parity check function is enabled, the data CRC bit should be output by each CRC chunk unit. Otherwise, read CRC code might be error.

The CRC Chunk size can be configured as 16-Byte, 32-Byte, 64-Byte or 128-Byte by the Configuration Register setting. However, when the device enters the “Read with Wrap” mode, while the CRC function is also enabled, and the CRC Chunk size will be set to be identical with the Wrap Length (16-Byte, 32-Byte, 64-Byte or 128-Byte) by internal circuitry. Only when the device is not in the “Read with Wrap” mode, the original CRC Chunk size setting will be restored.

For program operation after the Program Parity check function is enabled, the CRC code needs to be set after the address and data cycles. The starting address for the Flash device has to be issued at CRC chunk boundary, and the data CRC bit also should be input by each CRC chunk unit. Otherwise, the program command would abort.

The data CRC Bytes are calculated by exclusive-OR on each I/O bus in the CRC chunk.

**Figure 4. CRC Timing (Program)**






Figure 5. CRC Timing (DTR mode, input & output CRC enabled)




Figure 6. CRC Timing (DTR mode, input CRC disabled & output CRC enabled)




Figure 7. CRC Timing (DTR mode, input CRC enabled & output CRC disabled)




Figure 8. CRC Timing (STR mode FDh command, input & output CRC enabled)




Figure 9. CRC Timing (STR mode FDh command, input CRC disabled & output CRC enabled)







Figure 10. CRC Timing (STR mode FDh command, input CRC enabled & output CRC disabled)





## 7 REGISTERS

### 7.1 Status Register

Table 4. Status Register-SR No.1

No.	Bit Name	Description	Note
S7	SRP0	Status Register Protection Bit	Non-volatile writable
S6	BP4	Block Protect Bit	Non-volatile writable
S5	BP3	Block Protect Bit	Non-volatile writable
S4	BP2	Block Protect Bit	Non-volatile writable
S3	BP1	Block Protect Bit	Non-volatile writable
S2	BP0	Block Protect Bit	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

Table 5. Status Register-SR No.2

No.	Bit Name	Description	Note
S15	SUS1	Erase Suspend Bit	Volatile, read only
S14	SRP1	Status Register Protection Bit	Non-volatile writable
S13	EE	Erase Error Bit	Volatile, read only
S12	PE	Program Error	Volatile, read only
S11	LB	Security Register Lock Bit	Non-volatile writable (OTP)
S10	SUS2	Program Suspend Bit	Volatile, read only
S9	Reserved	Reserved	Reserved
S8	ADS	Current Address Mode	Volatile, read only

The status and control bits of the Status Register are as follows:

#### WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register or configuration register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register or configuration register progress, when WIP bit sets 0, means the device is not in program/erase/write status register or configuration register progress.

#### WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write, Program or Erase command is accepted.

#### BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command.



When the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are set to 1, the relevant memory area becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed only if none sector or block is protected.

**SRP0, SRP1 bits**

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	X	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	0	X	Power Supply Lock-Down <sup>(1)(2)</sup>	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle.
1	1	X	One Time Program <sup>(2)</sup>	Status Register is permanently protected and cannot be written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available on special order. Please contact GigaDevice for details.

**ADS bit**

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

**SUS1, SUS2 bits**

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 bit to 1, and the Program Suspend will set the SUS2 bit to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

**LB bit**

The LB bit is non-volatile One Time Program (OTP) bit in Status Register (S11) that provide the write protect control and status to the Security Registers. The default state of LB bit is 0, the security registers are unlocked. The LB bit can be set to 1 using the Write Register instruction. The LB bit is One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

**PE bit**

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to



program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes

**EE bit**

The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes

**7.2 Extended Address Register**

**Table 6 Extended Address Register**

No.	Name	Description	Note
EA7	SEC	Single Error Correction Bit	Volatile, read only
EA6	DED	Double Error Detection Bit	Volatile, read only
EA5	CRCERR	CRC Error Bit	Volatile, read only
EA4	Reserved	Reserved	Reserved
EA3	A27	Address bit	Volatile writable
EA2	A26	Address bit	Volatile writable
EA1	A25	Address bit	Volatile writable
EA0	A24	Address bit	Volatile writable

The extended address register is only used when the address mode is 3-Byte mode, as to set the higher address. The default value of the address bit is "0".

For the read operation, the whole array can be continually read out with one command. Data output starts from the selected 128Mb, and it can cross the boundary. When the last Byte of the segment is reached, the next Byte (in a continuous reading) is the first Byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

**A27, A26, A25, A24 bit**

The Extended Address Bits are used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command.

If Configuration Register Byte <5> set to FEH, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.

A27, A26, A25, A24	Address
0 0 0 0	0000 0000h-00FF FFFFh
0 0 0 1	0100 0000h-01FF FFFFh
0 0 1 0	0200 0000h-02FF FFFFh
0 0 1 1	0300 0000h-03FF FFFFh
0 1 0 0	0400 0000h-04FF FFFFh
0 1 0 1	0500 0000h-05FF FFFFh
0 1 1 0	0600 0000h-06FF FFFFh
0 1 1 1	0700 0000h-07FF FFFFh



1 0 0 0	0800 0000h-08FF FFFFh
1 0 0 1	0900 0000h-09FF FFFFh
1 0 1 0	0A00 0000h-0AFF FFFFh
1 0 1 1	0B00 0000h-0BFF FFFFh
1 1 0 0	0C00 0000h-0CFF FFFFh
1 1 0 1	0D00 0000h-0DFF FFFFh
1 1 1 0	0E00 0000h-0EFF FFFFh
1 1 1 1	0F00 0000h-0FFF FFFFh

**CRCERR bit**

The CRCERR bit is used to show the result of Parity Check for the last Read/Program operation. If Parity Check fails, the CRCERR bit will be set to 1. The CRCERR bit will be cleared to 0 once the device accepts a new CRC supported command and checks CRC pass.

**SEC, DED bits**

SEC (Single Error Correction) and DED (Double Error Detection) Status Bits are used to show the ECC results for the last Read operation. SEC and DED bits will be cleared to 0 once the last 8-Byte chunk contains no SEC/DED events


<b>SEC, DED</b>	<b>Definitions</b>
00	No ECC events in all aligned 8-Byte granularities
10	SEC events in single or multiple 8-Byte granularities, and the data is OK to use. (Unless it contains more than one odd bit errors in 8-Byte granularity)
01	DED events in single or multiple 8-Byte granularities, and the data contains 2 or more even bit errors.
11	Both SEC & DED occurred in multiple 8-Byte granularities, and the data contains 2 or more bit errors.



## 8 INTERNAL CONFIGURATION REGISTER

The memory configuration is set by an internal configuration register that is not directly accessible to users. The user can change the default configuration at power up by using the WRITE NONVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the internal configuration register during power on or after a reset.

The user can change the configuration during device operation using the WRITE VOLATILE CONFIGURATION REGISTER command. Information from the volatile configuration registers overwrite the internal configuration register immediately after the WRITE command completes.



### 8.1 Nonvolatile Configuration Register

Nonvolatile Configuration Register bits set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme, but only the LSB is used to access different register settings, thereby providing up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

**Table 7. Nonvolatile Configuration Register**

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
<0>	I/O mode	1	1	1	1	1	1	1	1	SPI with DQS (Default)
		1	1	0	1	1	1	1	1	SPI W/O DQS
		1	1	1	0	0	1	1	1	Octal DTR with DQS
		1	1	0	0	0	1	1	1	Octal DTR W/O DQS
		1	0	1	1	0	1	1	1	Octal STR with DQS
		1	0	0	1	0	1	1	1	Octal STR W/O DQS
		Others								



<1>	Dummy cycle configuration <sup>(6-7)</sup>	0	0	0	0	0	1	0	0	4 Dummy
		...	...	...	...	...	...	...	...	05~1E: 5~30 Dummy (Default=10h)
		Others								Reserved
<3>	On die termination	1	1	1	1	x	x	x	x	ODT Disabled (Default)
		1	1	1	0	x	x	x	x	300-Ohm ODT
		1	1	0	1	x	x	x	x	150-Ohm ODT
		1	1	0	0	x	x	x	x	100-Ohm ODT
	Driver Strength configuration	x	x	x	x	1	1	1	1	50-Ohm (Default)
		x	x	x	x	1	1	1	0	35-Ohm
		x	x	x	x	1	1	0	1	25-Ohm
		x	x	x	x	1	1	0	0	18-Ohm
<4>	CRC configuration	1	1	x	x	x	x	x	x	16-Byte CRC
		1	0	x	x	x	x	x	x	32-Byte CRC
		0	1	x	x	x	x	x	x	64-Byte CRC
		0	0	x	x	x	x	x	x	128-Byte CRC
	CRC enable	x	x	1	x	x	x	x	x	CRC Output Disabled (Default)
		x	x	0	x	x	x	x	x	CRC Output Enabled
		x	x	x	1	x	x	x	x	CRC Input Disabled (Default)
		x	x	x	0	x	x	x	x	CRC Input Enabled
	DLP configuration	x	x	x	x	1	x	x	x	DLP Disabled (Default)
		x	x	x	x	0	x	x	x	DLP Enabled
	Protection configuration (WPS)	x	x	x	x	x	1	x	x	BP Protection (Default)
		x	x	x	x	x	0	x	x	Individual Block Protection <sup>(8)</sup>
	ECC & ECS# configuration	x	x	x	x	x	x	1	1	ECC Enabled ECS#: 2-bit Error or Double Programmed (Default)
		x	x	x	x	x	x	1	0	ECC Enabled ECS#: 2-bit Error Only
		x	x	x	x	x	x	0	1	ECC Enabled ECS#: 1- or 2-bit Error
		x	x	x	x	x	x	0	0	ECC Disabled
<5>	Beyond 128Mb addr. configuration	1	1	1	1	1	1	1	1	3-Byte Address (Default)
		1	1	1	1	1	1	1	0	4-Byte Address
		Others								Reserved
<6>	Continuous Read configuration <sup>(9)</sup>	1	1	1	1	1	1	1	1	XIP Disabled (Default)
		1	1	1	1	1	1	1	0	XIP Enabled
		Others								Reserved
<7>	Wrap configuration <sup>(10)</sup>	1	1	1	1	1	1	1	1	Wrap Disabled (Default)
		1	1	1	1	1	1	1	0	64-Byte Wrap
		1	1	1	1	1	1	0	1	32-Byte Wrap



		1	1	1	1	1	1	0	0	16-Byte Wrap
		Others								Reserved

Notes:

1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
2. 03H/13H: SPI 0 dummy; OPI&DTR N/A
3. 05H/35H/9EH/9FH: SPI 0dummy; OPI&DTR 8 dummy.
4. 3DH: SPI 0dummy; OPI&DTR 8 dummy.
5. 4BH/5AH/B5H/85H: SPI&OPI&DTR 8 dummy.
6. 0BH/0CH/8BH/7CH/48H: SPI 8 dummy; OPI&DTR dummy follow CONFIGURATION REGISTER<0> (initiation = 16 dummy)
7. CBH/CCH/FDH: SPI&OPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
9. Only Octal I/O Fast Read (CBH/CCH) and DTR Octal I/O Fast Read (FDH) support Continuous Read.
10. Only Octal I/O Fast Read (CBH/CCH) and DTR Octal I/O Fast Read (FDH) support Wrap read.

## 8.2 Volatile Configuration Register

Volatile Configuration Register bits temporarily set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme; however, only the LSB is used to access different register settings to provide up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

**Table 8. Volatile Configuration Register**

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
<0>	I/O mode	1	1	1	1	1	1	1	1	SPI with DQS (Default)
		1	1	0	1	1	1	1	1	SPI W/O DQS
		1	1	1	0	0	1	1	1	Octal DTR with DQS
		1	1	0	0	0	1	1	1	Octal DTR W/O DQS
		1	0	1	1	0	1	1	1	Octal STR with DQS
		1	0	0	1	0	1	1	1	Octal STR W/O DQS
		Others								
<1>	Dummy cycle configuration <sup>(6-7)</sup>	0	0	0	0	0	1	0	0	4 Dummy
		...	...	...	...	...	...	...	...	05~1E: 5~30 Dummy (Default=10h)
		Others								
<3>	On die termination	1	1	1	1	x	x	x	x	ODT Disabled (Default)
		1	1	1	0	x	x	x	x	300-Ohm ODT
		1	1	0	1	x	x	x	x	150-Ohm ODT
		1	1	0	0	x	x	x	x	100-Ohm ODT



	Driver Strength configuration	x	x	x	x	1	1	1	1	50-Ohm (Default)	
		x	x	x	x	1	1	1	0	35-Ohm	
		x	x	x	x	1	1	0	1	25-Ohm	
		x	x	x	x	1	1	0	0	18-Ohm	
<4>	CRC configuration	1	1	x	x	x	x	x	x	16-Byte CRC	
		1	0	x	x	x	x	x	x	32-Byte CRC	
		0	1	x	x	x	x	x	x	64-Byte CRC	
		0	0	x	x	x	x	x	x	128-Byte CRC	
	CRC enable	x	x	1	x	x	x	x	x	CRC Output Disabled (Default)	
		x	x	0	x	x	x	x	x	CRC Output Enabled	
		x	x	x	1	x	x	x	x	CRC Input Disabled (Default)	
		x	x	x	0	x	x	x	x	CRC Input Enabled	
	DLP configuration	x	x	x	x	1	x	x	x	DLP Disabled (Default)	
		x	x	x	x	0	x	x	x	DLP Enabled	
	Protection configuration (WPS)	x	x	x	x	x	1	x	x	BP Protection (Default)	
		x	x	x	x	x	0	x	x	Individual Block Protection <sup>(8)</sup>	
	ECC & ECS# configuration	x	x	x	x	x	x	1	1	ECC Enabled ECS#: 2-bit Error or Double Programmed (Default)	
		x	x	x	x	x	x	1	0	ECC Enabled ECS#: 2-bit Error Only	
		x	x	x	x	x	x	0	1	ECC Enabled ECS#: 1- or 2-bit Error	
		x	x	x	x	x	x	0	0	ECC Disabled	
<5>	Beyond 128Mb addr configuration	1	1	1	1	1	1	1	1	3-Byte Address (Default)	
		1	1	1	1	1	1	1	1	0	4-Byte Address
		Others									Reserved
<6>	Continuous Read configuration <sup>(9)</sup>	1	1	1	1	1	1	1	1	XIP Disabled (Default)	
		1	1	1	1	1	1	1	1	0	XIP Enabled
		Others									Reserved
<7>	Wrap configuration <sup>(10)</sup>	1	1	1	1	1	1	1	1	Wrap Disabled (Default)	
		1	1	1	1	1	1	1	0	64-Byte Wrap	
		1	1	1	1	1	1	0	1	32-Byte Wrap	
		1	1	1	1	1	1	0	0	16-Byte Wrap	
		Others									Reserved

Notes:

1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
2. 03H/13H: SPI 0 dummy; OPI&DTR N/A
3. 05H/35H/9EH/9FH: SPI 0dummy; OPI&DTR 8 dummy.
4. 3DH: SPI 0dummy; OPI&DTR 8 dummy.




5. 4BH/5AH/B5H/85H: SPI&OPI&DTR 8 dummy.
6. 0BH/0CH/8BH/7CH/48H: SPI 8 dummy; OPI&DTR dummy follow CONFIGURATION REGISTER<0> (initiation = 16 dummy)
7. CBH/CCH/FDH: SPI&OPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
9. Only Octal I/O Fast Read (CBH/CCH) and DTR Octal I/O Fast Read (FDH) support Continuous Read.
10. Only Octal I/O Fast Read (CBH/CCH) and DTR Octal I/O Fast Read (FDH) support Wrap read.

**DLP bit**


The DLP bit is Data Learning Pattern Enable bit, which is writable by B1/81H command. For Octal output, Octal I/O and Octal I/O DTR Fast Read commands, a pre-defined “Data Learning Pattern” can be used by the flash memory controller to determine the flash data output timing on 8 I/O pins. When DLP=0, from the falling edge of the fourth dummy clock, the flash will output “00110100” Data Learning Pattern sequence on each of the I/O or 8 I/O pins until data output. If the dummy clock is not enough for the output of the whole Data Learning Pattern, the last several bit of the Data Learning Pattern would be cut-off. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=1 will disable the Data Learning Pattern output.

**Figure 11. Data Learning Pattern Sequence Diagram (STR, Dummy Clock ≥ 12)**



Note: 14 dummy cycle example


**Figure 12. Data Learning Pattern Sequence Diagram (STR, Dummy Clock < 12)**



Note: 10 dummy cycle example




**Figure 13. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock ≥ 8)**



Note: 9 dummy cycle example

**Figure 14. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock < 8)**



Note: 7 dummy cycle example

### 8.3 Supported Clock Frequencies

**Table 9 Clock Frequencies of TFBGA-24 (5x5 Ball Array)**

Number of Dummy Clock Cycle	Octal I/O FAST READ		OPI DTR
	STR	DTR	
4	40	40	40
6	84	84	84
8	104	104	104
10	133	133	133
12	152	152	152
14	166	166	166
16 and above	166	200	200

Note:

- Values are guaranteed by characterization and not 100% tested in production



- Dummy clock cycle listed above is recommended. Please contact GigaDevice for clock frequency of dummy clock cycle configuration out of the table above.

## 8.4 Data Sequence Wraps by Density

**Table 10 Sequence of Bytes during Wrap**

Starting Address	16-Byte Wrap	32-Byte Wrap	64-Byte Wrap
0	0-1-2- . . . -15-0-1- . .	0-1-2- . . . -31-0-1- . .	0-1-2- . . . -63-0-1- . .
1	1-2- . . . -15-0-1-2- . .	1-2- . . . -31-0-1-2- . .	1-2- . . . -63-0-1-2- . .
....	....	....	....
15	15-0-1-2-3- . . . -15-0-1- . .	15-16-17- . . . -31-0-1- . .	15-16-17- . . . -63-0-1- . .
....	....	....	....
31	-	31-0-1-2-3- . . . -31-0-1- . .	31-32-33- . . . -63-0-1- . .
...	....	....	....
63	-	-	63-0-1- . . . -63-0-1- . .



## 9 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

**Table 11 Commands (Extended/Octal SPI)**

Command name	Code	Extended SPI		Octal SPI			Addr. Bytes	Data Bytes
		CMD-Addr-Data	Dummy Clock Cycles	CMD- Addr-Data (S-D-D)	CMD- Addr-Data (S-S-S)	Dummy Clock Cycles		
<b>Software Reset Operations</b>								
Enable Reset	66h	1-0-0	0	8-0-0	8-0-0	0	0	0
Reset	99h	1-0-0	0	8-0-0	8-0-0	0	0	0
<b>Read ID Operations</b>								
Read Identification	9Fh/9Eh	1-0-(1)	0	8-0-(8)	8-0-(8)	8	0	1 to 4
Read Serial Flash Discoverable Parameter	5Ah	1-1-(1)	8	8-8-(8)	8-8-(8)	8	3 (STR) 4 (DTR)	1 to ∞
Read Unique ID	4Bh	1-1-(1)	8	8-8-(8)	8-8-(8)	8	3(4)	1 to ∞
<b>Read Memory Operations</b>								
Read Data Bytes	03h	1-1-(1)	0	—	—	—	3(4)	1 to ∞
Read Data Bytes at Higher Speed	0Bh	1-1-(1)	8	8-8-(8)	8-8-(8)	16	3(4)	1 to ∞
Octal Output Fast Read	8Bh	1-1-(8)	8	8-8-(8)	8-8-(8)	16	3(4)	1 to ∞
Octal I/O Fast Read	CBh	1-8-(8)	16	8-8-(8)	8-8-(8)	16	3(4)	1 to ∞



Read Memory Operations with 4-Byte Address								
4-Byte Read Data Bytes	13h	1-1-(1)	0	—	—	—	4	1 to ∞
4-Byte Read Data Bytes at Higher Speed	0Ch	1-1-(1)	8	8-8-(8)	8-8-(8)	16	4	1 to ∞
4-Byte Octal Output Fast Read	7Ch	1-1-(8)	8	8-8-(8)	8-8-(8)	16	4	1 to ∞
4-Byte Octal I/O Fast Read	CCh	1-8-(8)	16	8-8-(8)	8-8-(8)	16	4	1 to ∞
4-Byte Octal I/O DTR Fast Read	FDh	1-8d-(8d)	16	8-8-(8)	8-8d-(8d)	16	4	1 to ∞
Write Operations								
Write Enable	06h	1-0-0	0	8-0-0	8-0-0	0	0	0
Write Disable	04h	1-0-0	0	8-0-0	8-0-0	0	0	0
Read Register Operations								
Read Status Register-1	05h	1-0-(1)	0	8-0-(8)	8-0-(8)	8	0	1 to ∞
Read Status Register-2	35h	1-0-(1)	0	8-0-(8)	8-0-(8)	8	0	1 to ∞
Read Extended Addr. Register	C8h	1-0-(1)	0	8-0-(8)	8-0-(8)	8	0	1
Read Nonvolatile Configuration Register	B5h	1-1-(1)	8	8-8-(8)	8-8-(8)	8	3(4)	1
Read Volatile Configuration Register	85h	1-1-(1)	8	8-8-(8)	8-8-(8)	8	3(4)	1
Write Register Operations								
Write Status Register-1	01h	1-0-1	0	8-0-8	8-0-8	0	0	1
Write Status Register 2	31h	1-0-1	0	8-0-8	8-0-8	0	0	1
Write Extended Addr. Register	C5h	1-0-1	0	8-0-8	8-0-8	0	0	1
Write Enable for Volatile Status Register	50h	1-0-0	0	8-0-0	8-0-0	0	0	0
Write Nonvolatile Configuration Register	B1h	1-1-1	0	8-8-8	8-8-8	0	3(4)	1



Write Volatile Configuration Register	81h	1-1-1	0	8-8-8	8-8-8	0	3(4)	1
<b>Program Operations</b>								
Page Program	02h	1-1-1	0	8-8-8	8-8-8	0	3(4)	1 to 256
Octal Page Program	82h	1-1-8	0	8-8-8	8-8-8	0	3(4)	1 to 256
Extended Octal Page Program	C2h	1-8-8	0	8-8-8	8-8-8	0	3(4)	1 to 256
<b>Program Operations with 4-Byte Address</b>								
4-Byte Page Program	12h	1-1-1	0	8-8-8	8-8-8	0	4	1 to 256
4-Byte Octal Page Program	84h	1-1-8	0	8-8-8	8-8-8	0	4	1 to 256
4-Byte Extended Octal Page Program	8Eh	1-8-8	0	8-8-8	8-8-8	0	4	1 to 256
<b>Erase Operations</b>								
Sector Erase	20h	1-1-0	0	8-8-0	8-8-0	0	3(4)	0
32KB Block Erase	52h	1-1-0	0	8-8-0	8-8-0	0	3(4)	0
64KB Block Erase	D8h	1-1-0	0	8-8-0	8-8-0	0	3(4)	0
Chip Erase	C7h/60h	1-0-0	0	8-0-0	8-0-0	0	0	0
<b>Erase Operations with 4-Byte Address</b>								
4-Byte Sector Erase	21h	1-1-0	0	8-8-0	8-8-0	0	4	0
4-Byte 32KB Block Erase	5Ch	1-1-0	0	8-8-0	8-8-0	0	4	0
4-Byte 64KB Block Erase	DCh	1-1-0	0	8-8-0	8-8-0	0	4	0
<b>Suspend/Resume Operations</b>								
Program/Erase Suspend	75h	1-0-0	0	8-0-0	8-0-0	0	0	0
Program/Erase Resume	7Ah	1-0-0	0	8-0-0	8-0-0	0	0	0
<b>One-Time Programmable(OTP) Operations</b>								
Read Security Registers	48h	1-1-(1)	8	8-8-(8)	8-8-(8)	16	3(4)	1 to ∞
Program Security Registers	42h	1-1-1	0	8-8-8	8-8-8	0	3(4)	1 to 256
Erase Security Registers	44h	1-1-0	0	8-8-0	8-8-0	0	3(4)	0



4-Byte Address Mode Operations								
Enable 4-Byte Address Mode	B7h	1-0-0	0	8-0-0	8-0-0	0	0	0
Disable 4-Byte Address Mode	E9h	1-0-0	0	8-0-0	8-0-0	0	0	0
Deep Power-Down Operations								
Deep Power-Down	B9h	1-0-0	0	8-0-0	8-0-0	0	0	0
Release From Deep Power-Down	ABh	1-0-0	0	8-0-0	8-0-0	0	0	0
Advanced Sector Protection Operations								
Individual Block/Sector Lock	36h	1-1-0	0	8-8-0	8-8-0	0	3(4)	0
Individual Block/Sector Unlock	39h	1-1-0	0	8-8-0	8-8-0	0	3(4)	0
Read Individual Block/Sector Lock	3Dh	1-1-(1)	0	8-8-(8)	8-8-(8)	8	3(4)	1
Global Block/Sector Lock	7Eh	1-0-0	0	8-0-0	8-0-0	0	0	0
Global Block/Sector Unlock	98h	1-0-0	0	8-0-0	8-0-0	0	0	0

**Table of ID Definitions  
GD55X02GE**


Operation Code	M7-M0	ID23-ID16	ID15-ID8	ID7-ID0
9FH/9EH	C8	48	1C	FF




### 9.1 Enable 4-Byte Mode (B7H)

The Enable 4-Byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). After sending the Enable 4-Byte Mode command, the ADS bit (S8) will be set to 1 to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit.

**Figure 15. Enable 4-Byte Mode Sequence Diagram (SPI)**




**Figure 16. Enable 4-Byte Mode Sequence Diagram (OPI)**




### 9.2 Disable 4-Byte Mode (E9H)

The Disable 4-Byte Mode command is executed to exit the 4-Byte address mode and enter the 3-Byte address mode. After sending the Disable 4-Byte Mode command, the ADS bit ((S8) will be clear to be 0 to indicate the 4-Byte address mode has been disabled, and then the address length will return to 24-bit.

**Figure 17. Disable 4-Byte Mode Sequence Diagram (SPI)**



**Figure 18. Disable 4-Byte Mode Sequence Diagram (OPI)**







### 9.3 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

**Figure 19. Write Enable Sequence Diagram (SPI)**




**Figure 20. Write Enable Sequence Diagram (OPI)**




### 9.4 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Write Extended Address Register, Write Nonvolatile/Volatile configure register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

**Figure 21. Write Disable Sequence Diagram (SPI)**



**Figure 22. Write Disable Sequence Diagram (OPI)**





## 9.5 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 23. Write Enable for Volatile Status Register Sequence Diagram (SPI)





Figure 24. Write Enable for Volatile Status Register Sequence Diagram (OPI)



## 9.6 Write Status Register (WRSR) (01H/31H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S13, S12, S10, S9, S1 and S0 of the Status Register. For command code "01H" / "31H", the Status Register bits S7~S0 / S15~S8 would be written. CS# must be driven high after the eighth of the data Byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is  $t_W$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

Figure 25. Write Status Register Sequence Diagram (SPI)





Figure 26. Write Status Register Sequence Diagram (OPI)



## 9.7 Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th Byte address when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06H) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code “C5H”, and then writing the Extended Address Register data Byte.

Upon Power-up or the execution of a Software/Hardware Reset, the Extended Address Register bits will be cleared to 0.

The Extended Address Bits is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode

Figure 27. Write Extended Address Register Sequence Diagram (SPI)





Figure 28. Write Extended Address Register Sequence Diagram (OPI)






## 9.8 Write Nonvolatile/Volatile Configuration Register (WRCR) (B1H/81H)

The Write Nonvolatile/Volatile Configuration Register (WRCR) command allows new values to be written to the Nonvolatile/Volatile Configuration Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).


CS# must be driven high after the data Byte has been latched in. If not, the Write Configuration Register (WRCR) command is not executed. As soon as CS# is driven high, the self-timed Write Configuration Register cycle (whose duration is tW for B1H) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed Write Configuration Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

**Figure 29. Write Nonvolatile/Volatile Configuration Register Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 30. Write Nonvolatile/Volatile Configuration Register Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 31. Write Nonvolatile/Volatile Configuration Register Sequence Diagram (DTR OPI)**




## 9.9 Read Status Register (RDSR) (05H/35H)


The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H"/"35H", the SO will output Status Register bits S7~S0/S15~S8.




**Figure 32. Read Status Register Sequence Diagram (SPI)**



**Figure 33. Read Status Register Sequence (STR OPI)**




**Figure 34. Read Status Register Sequence (DTR OPI)**



### 9.10 Read Nonvolatile/Volatile Configuration Register (B5H/85H)


The Read Nonvolatile/Volatile Configuration Register command is for reading the Nonvolatile/Volatile Configuration Registers. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the Configuration Register, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_c$ , on the falling edge of SCLK. Read Nonvolatile/Volatile Configuration Register command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 35. Read Configuration Registers Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 36. Read Configuration Registers Sequence (STR OPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 37. Read Configuration Registers Sequence (DTR OPI)




## 9.11 Read Extended Address Register (C8H)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code “C8H” into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first.


When the device is in the 4-Byte Address Mode, the value of Address bits is ignored.




**Figure 38. Read Extended Address Register Sequence Diagram (SPI)**



**Figure 39. Read Extended Address Register Sequence Diagram (STR OPI)**




**Figure 40. Read Extended Address Register Sequence Diagram (DTR OPI)**



## 9.12 Read Data Bytes (READ) (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_R$ , on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

**Figure 41. Read Data Bytes Sequence Diagram**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




### 9.13 Read Data Bytes at Higher Speed (Fast Read) (0BH/0CH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_c$ , on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.


In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

**Figure 42. Read Data Bytes at Higher Speed Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 43. Read Data Bytes at Higher Speed Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 44. Read Data Bytes at Higher Speed Sequence Diagram (DTR OPI)**






### 9.14 Octal Output Fast Read (8BH/7CH)

The Octal Output Fast Read command is followed by 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 8-bit per clock cycle from IO[7:0]. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.


In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

**Figure 45. Octal Output Fast Read Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 46. Octal Output Fast Read Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 47. Octal Output Fast Read Sequence Diagram (DTR OPI)**




### 9.15 Octal I/O Fast Read (CBH/CCH)

The Octal I/O Fast Read command is similar to the Octal Output Fast Read command but with the capability to input the 3-Byte address (A23-0) or a 4-Byte address (A31-A0) and a “Continuous Read Mode” Byte and dummy clocks. 8-bit per clock is transferred by IO[7:0] and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 8-bit per clock cycle from IO[7:0]. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.




**Figure 48. Octal I/O Fast Read Sequence Diagram (SPI, M5-4 ≠ (1, 0))**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 49. Octal I/O Fast Read Sequence Diagram (STR OPI, M5-4 ≠ (1, 0))**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


**Figure 50. Octal I/O Fast Read Sequence Diagram (DTR OPI, M5-4 ≠ (1, 0))**



### Octal I/O Fast Read with “Continuous Read Mode”

The Octal I/O Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-Byte address (A23-A0) or a 4-Byte address (A31-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next Octal I/O Fast Read command (after CS# is raised and then lowered) does not require the CBH/CCH command code. If the “Continuous Read Mode” bits (M5-4) do not equal to (1, 0), the next command requires the first CBH/CCH command code, thus returning to normal operation.


**Figure 51. Octal I/O Fast Read Sequence Diagram (STR, M5-4 = (1, 0))**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



**Figure 52. Octal I/O Fast Read Sequence Diagram (DTR OPI, M5-4 = (1, 0))**



**Octal I/O Fast Read with “16/32/64-Byte Wrap Around”**

The Octal I/O Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to CBH/CCH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.


**9.16 Octal I/O DTR Read (FDH)**

The Octal I/O DTR Read command enables Double Transfer Rate throughput on Octal I/O of Serial Flash in read mode. The address (interleave on 8 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 8 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock edge, and 8-bit data can be read out at one clock edge, which means 8 bits at rising edge of clock, the other 8 bits at falling edge of clock. The first address Byte can be at any location. The address is automatically increased to the next higher address after each Byte data is shifted out, so the whole memory can be read out at a single Octal I/O DTR Read command. The address counter rolls over to 0 when the highest address has been reached.

While Program/Erase/Write Status Register cycle is in progress, DTROIO instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.


In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

**Figure 53. DTR Octal I/O Fast Read Sequence Diagram (SPI)**





**Figure 54. DTR Octal I/O Fast Read Sequence Diagram (OPI)**



### 9.17 Page Program (PP) (02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.


The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three or four address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-Byte address or 4-Byte address on SI → at least 1 Byte data on SI → CS# goes high. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.


In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

**Figure 55. Page Program Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 56. Page Program Sequence Diagram (STR OPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 57. Page Program Sequence Diagram (DTR OPI)



### 9.18 Octal Page Program (82H/84H)

The Octal Page Program command is for programming the memory using four pins: IO[7:0]. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The Octal Page Program command is entered by driving CS# Low, followed by the command code (82H/84H), three or four address Bytes and at least one data Byte on IO pins.


If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Octal Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Octal Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Octal Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Octal Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Octal Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.


In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even

Figure 58. Octal Page Program Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 59. Page Program Sequence Diagram (STR OPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 60. Page Program Sequence Diagram (DTR OPI)



### 9.19 Extend Octal Page Program (C2H/8EH)

The Extend Octal Page Program command is for programming the memory using eight pins: IO0, IO1, IO2, IO3, IO4, IO5, IO6 and IO7. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The extend Octal Page Program command is entered by driving CS# Low, followed by the command code (C2H/8EH), three or four address Bytes and at least one data Byte on IO pins.


If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Extend Octal Page Program (EPP) command is not executed.

As soon as CS# is driven high, the self-timed Extend Octal Page Program cycle (whose duration is t<sub>PP</sub>) is initiated. While the Extend Octal Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Extend Octal Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

An Extend Octal Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.


In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

Figure 61. Extend Octal Page Program Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 62. Page Program Sequence Diagram (STR OPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


Figure 63. Page Program Sequence Diagram (DTR OPI)



## 9.20 Sector Erase (SE) (20H/21H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- Byte address or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence. The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-Byte address or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit is not executed.


Figure 64. Sector Erase Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 65. Sector Erase Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 66. Sector Erase Sequence Diagram (DTR OPI)**




### 9.21 32KB Block Erase (BE32) (52H/5CH)

The 32KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-Byte address or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE1}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.


**Figure 67. 32KB Block Erase Sequence Diagram (SPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 68. 32KB Block Erase Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 69. 32KB Block Erase Sequence Diagram (DTR OPI)**




## 9.22 64KB Block Erase (BE64) (D8H/DCH)

The 64KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-Byte address or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE2}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.


**Figure 70. 64KB Block Erase Sequence Diagram (SPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 71. 64KB Block Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


**Figure 72. 64KB Block Sequence Diagram (DTR OPI)**




### 9.23 Chip Erase (CE) (60H/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 The Chip Erase (CE) command is ignored if one or more sectors are protected.

**Figure 73. Chip Erase Sequence Diagram (SPI)**



**Figure 74. Chip Erase Sequence Diagram (OPI)**






## 9.24 Deep Power-Down (DP) (B9H)


Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down command releases the device from deep power down mode.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up. The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $I_{CC2}$  and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

**Figure 75. Deep Power-Down Sequence Diagram (SPI)**



**Figure 76. Deep Power-Down Sequence Diagram (OPI)**




## 9.25 Release from Deep Power-Down (ABH)

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code “ABH” and driving CS# high. Release from Power-Down will take the time duration of  $t_{RES1}$  (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the  $t_{RES1}$  time duration.


When used to release the device from the Power-Down state, the command is the same as previously described, After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.



**Figure 77. Release Power-Down Sequence Diagram (SPI)**



**Figure 78. Release Power-Down Sequence Diagram (OPI)**




## 9.26 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → 3-Byte address (000000H) or 4-Byte address (00000000H) on SI → 1 Byte Dummy → 128bit Unique ID Out → CS# goes high.


**Figure 79. Read Unique ID Sequence Diagram (SPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 80. Read Unique ID Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 81. Read Unique ID Sequence Diagram (DTR OPI)**




### 9.27 Read Identification (RDID) (9FH/9EH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by three Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.


The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 32-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




**Figure 82. Read Identification ID Sequence Diagram (SPI)**



**Figure 83. Read Identification ID Sequence Diagram (STR, OPI)**



**Figure 84. Read Identification ID Sequence Diagram (DTR, OPI)**




### 9.28 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command “75H”, allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Register command (01H, B1H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) and Page Program command (02H/12H, 82H/84H, C2H/8EH) are not allowed during Program suspend. The Write Register command (01H, B1H) and Erase Security Registers command (44H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of “tsus” (See AC Characteristics) is required to suspend the program/erase operation. The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register




equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within “tsus” and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

**Figure 85. Program/Erase Suspend Sequence Diagram (SPI)**




**Figure 86. Program/Erase Suspend Sequence Diagram (OPI)**



## 9.29 Program/Erase Resume (PER) (7AH)


The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

**Figure 87. Program/Erase Resume Sequence Diagram (SPI)**





**Figure 88. Program/Erase Resume Sequence Diagram (OPI)**



### 9.30 Erase Security Registers (44H)


The GD55X02GE provides 4K-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is  $t_{SE}$ ) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit in the Status Register can be used to OTP protect the security registers. Once the bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.


Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0 0 0 0	Page Address	Byte Address

**Figure 89. Erase Security Registers command Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 90. Erase Security Registers command Sequence Diagram (STR, OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 91. Erase Security Registers command Sequence Diagram (DTR, OPI)



### 9.31 Program Security Registers (42H)


The Program Security Registers command is similar to the Page Program command. The security register contains 16pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0 0 0 0	Page Address	Byte Address


Figure 92. Program Security Registers command Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 93. Program Security Registers command Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 94. Program Security Registers command Sequence Diagram (DTR OPI)**




### 9.32 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_c$ , on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A11-A0 address reaches the last Byte of the register (Byte FFFH), it will reset to 000H, the command is completed by driving CS# high.

In DTR mode, the starting address given must be even (A0=0) and data Byte number must be even.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0 0 0 0	Page Address	Byte Address


**Figure 95. Read Security Registers command Sequence Diagram (SPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 96. Read Security Registers command Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 97. Read Security Registers command Sequence Diagram (DTR OPI)**



### 9.33 Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)


The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Configuration Register bit 2 at address 04h must be set to 0. If WPS=1, the write protection will be determined by the combination of BP (4:0) bits in the Status Register.

The individual Block/Sector Lock command (36H) sequence: CS# goes low → SI: Sending individual Block/Sector Lock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.

The individual Block/Sector Unlock command (39H) sequence: CS# goes low → SI: Sending individual Block/Sector Unlock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.

The Read individual Block/Sector lock command (3DH) sequence: CS# goes low → SI: Sending Read individual Block/Sector Lock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → SO: The Block/Sector Lock Bit will out → CS# goes high. If the least significant bit (LSB) is 1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.


**Figure 98. Individual Block/Sector Lock command Sequence Diagram (SPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




**Figure 99. Individual Block/Sector Lock command Sequence Diagram (STR OPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 100. Individual Block/Sector Lock command Sequence Diagram (DTR OPI)**




**Figure 101. Individual Block/Sector Unlock command Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 102. Individual Block/Sector Unlock command Sequence Diagram (STR OPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 103. Individual Block/Sector Unlock command Sequence Diagram (DTR OPI)**






**Figure 104. Read Individual Block/Sector lock command Sequence Diagram (SPI)**




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 105. Read Individual Block/Sector lock command Sequence Diagram (STR OPI)**



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

**Figure 106. Read Individual Block/Sector lock command Sequence Diagram (DTR OPI)**




### 9.34 Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low →SI: Sending Global Block/Sector Lock command→ CS# goes high.


The Global Block/Sector Unlock command (98H) sequence: CS# goes low →SI: Sending Global Block/Sector Unlock command→ CS# goes high.

**Figure 107. The Global Block/Sector Lock Sequence Diagram (SPI)**







**Figure 108. The Global Block/Sector Lock Sequence Diagram (OPI)**



**Figure 109. The Global Block/Sector Unlock Sequence Diagram (SPI)**



**Figure 110. The Global Block/Sector Unlock Sequence Diagram (OPI)**



### 9.35 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) .


When Flash is in OPI Mode, DTR Mode or Continuous Read Mode (XIP), 66H&99H cannot reset Flash to power-on state. Therefore, it is recommended to send the following sequence to reset Flash in these modes:

1. 8CLK with IO<7:0>=all "H" or all "L": ensure Flash quit XIP mode
2. OPI format 66H/99H: ensure Flash in OPI mode and DTR mode can be reset
3. SPI format 66H/99H: ensure Flash in SPI mode can be reset


The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or OPI mode. The "Reset (99H)" command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST / tRST\_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bits in Status Register before issuing the Reset command sequence.



**Figure 111. Enable Reset and Reset command Sequence Diagram (SPI)**




**Figure 112. Enable Reset and Reset command Sequence Diagram (OPI)**



### 9.36 Read Serial Flash Discoverable Parameter (5AH)


The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216F.

**Figure 113. Read Serial Flash Discoverable Parameter command Sequence Diagram (SPI)**






**Figure 114. Read Serial Flash Discoverable Parameter command Sequence Diagram (STR OPI)**



**Figure 115. Read Serial Flash Discoverable Parameter command Sequence Diagram (DTR OPI)**



**Table 12 Signature and Parameter Identification Data Values (Please contact GigaDevice for Details)**



## 10 ELECTRICAL CHARACTERISTICS

### 10.1 Power-On Timing

Figure 116 Power-on Timing




Table 13 Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	2.2		ms
VWI	Write Inhibit Voltage	1.5	2.5	V


### 10.2 Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

### 10.3 Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature (T <sub>A</sub> )	-40 to 85 -40 to 105 -40 to 125	°C
Storage Temperature	-65 to 150	°C
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 4.2	V


Figure 117. Input Test Waveform and Measurement Level



### 10.4 Capacitance Measurement Conditions

Symbol	Parameter	Min	Typ.	Max	Unit	Conditions
CIN/COUT	Input/Output Capacitance (IO pins: IO[7:0])			32	pF	VIN=0V VOUT=0V
CIN	Input Capacitance (except IO pins)			20	pF	VIN=0V
COUT	Output Capacitance (except IO pins)			20	pF	VOUT=0V
CL	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC			V	
	Input Timing Reference Voltage	0.3VCC to 0.7VCC			V	
	Output Timing Reference Voltage	0.5VCC			V	

Figure 118. Absolute Maximum Ratings Diagram





## 10.5 DC Characteristics

( $T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$ ,  $V_{CC} = 2.7 \sim 3.6\text{V}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
$I_{LI}$	Input Leakage Current				$\pm 8$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current				$\pm 8$	$\mu\text{A}$
$I_{CC1}$	Standby Current	CS#=VCC, VIN=VCC or VSS		80	240	$\mu\text{A}$
$I_{CC2}$	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		8	100	$\mu\text{A}$
$I_{CC3}$	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 166MHz, Q=Open (x8 I/O)		90	130	mA
		CLK=0.1VCC / 0.9VCC at 200MHz DTR, Q=Open (x8 I/O)		150	210	mA
$I_{CC4}$	Operating Current (PP)	CS#=VCC		30	50	mA
$I_{CC5}$	Operating Current (WRSR)	CS#=VCC		35	60	mA
$I_{CC6}$	Operating Current (SE)	CS#=VCC		30	50	mA
$I_{CC7}$	Operating Current (BE)	CS#=VCC		30	50	mA
$I_{CC8}$	Operating Current (CE)	CS#=VCC		35	60	mA
$V_{IL}$	Input Low Voltage		-0.5		0.3VCC	V
$V_{IH}$	Input High Voltage		0.7VCC		VCC+0.4	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 100\mu\text{A}$			0.2	V
$V_{OH}$	Output High Voltage	$I_{OH} = -100\mu\text{A}$	VCC-0.2			V

Note:

1. Typical value at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{V}$ .
2. Value guaranteed by design and/or characterization, not 100% tested in production.



(T<sub>A</sub> = -40°C~105°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
I <sub>LI</sub>	Input Leakage Current				±8	μA
I <sub>LO</sub>	Output Leakage Current				±8	μA
I <sub>CC1</sub>	Standby Current	CS#=VCC, VIN=VCC or VSS		80	400	μA
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		8	200	μA
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 166MHz, Q=Open (x8 I/O)		90	140	mA
		CLK=0.1VCC / 0.9VCC at 200MHz DTR, Q=Open (x8 I/O)		150	220	mA
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC		30	60	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS#=VCC		35	70	mA
I <sub>CC6</sub>	Operating Current (SE)	CS#=VCC		30	60	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC		30	60	mA
I <sub>CC8</sub>	Operating Current (CE)	CS#=VCC		35	70	mA
V <sub>IL</sub>	Input Low Voltage		-0.5		0.3VCC	V
V <sub>IH</sub>	Input High Voltage		0.7VCC		VCC+0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	VCC-0.2			V

Note:

1. Typical value at T<sub>A</sub> = 25°C, VCC = 3.3V.
2. Value guaranteed by design and/or characterization, not 100% tested in production.



(T<sub>A</sub> = -40°C~125°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
I <sub>LI</sub>	Input Leakage Current				±12	μA
I <sub>LO</sub>	Output Leakage Current				±12	μA
I <sub>CC1</sub>	Standby Current	CS#=VCC, VIN=VCC or VSS		80	1000	μA
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		8	400	μA
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 166MHz, Q=Open (x8 I/O)		90	150	mA
		CLK=0.1VCC / 0.9VCC at 166MHz DTR, Q=Open (x8 I/O)		130	200	mA
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC		30	70	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS#=VCC		35	80	mA
I <sub>CC6</sub>	Operating Current (SE)	CS#=VCC		30	70	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC		30	70	mA
I <sub>CC8</sub>	Operating Current (CE)	CS#=VCC		35	80	mA
V <sub>IL</sub>	Input Low Voltage		-0.5		0.3VCC	V
V <sub>IH</sub>	Input High Voltage		0.7VCC		VCC+0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	VCC-0.2			V

Note:

1. Typical value at T<sub>A</sub> = 25°C, VCC = 3.3V.
2. Value guaranteed by design and/or characterization, not 100% tested in production.



## 10.6 AC Characteristics

(T<sub>A</sub> = -40°C~85°C, VCC=2.7~3.6V)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>C1</sub>	Serial Clock Frequency for all instructions except Read (03H, 13H, 05H, 35H, 9EH, 9FH) in STR mode			166	MHz
f <sub>C2</sub>	Serial Clock Frequency for Fast Read in DTR Mode (0BH, 0CH, 8BH, 7CH, CBH, CCH, FDH in DTR mode)			200	MHz
f <sub>C3</sub>	Serial Clock Frequency For: Read Status(05H, 35H), Read Identification(9EH, 9FH) in STR modes			133	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
t <sub>CLH</sub>	Serial Clock High Time	45% (1/f <sub>CMax</sub> )			ns
t <sub>CLL</sub>	Serial Clock Low Time	45% (1/f <sub>CMax</sub> )			ns
t <sub>CLCH</sub> t <sub>CHCL</sub>	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK≤100MHz)	0.6			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK>100MHz)	0.8			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK>133MHz)	1			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK>166MHz)	1.2			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	4			ns
t <sub>CHSH</sub> t <sub>CLSH</sub>	CS# Active Hold Time	4			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read)	20			ns
	CS# High Time (Write)	40			ns
t <sub>SHQZ</sub>	Output Disable Time			8	ns
t <sub>CLQX</sub> t <sub>CHQX</sub>	Output Hold Time	1.8			ns
t <sub>DVCH</sub>	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
t <sub>DVCH</sub> t <sub>DVCL</sub>	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Setup Time (DTR) (fSCLK>166MHz)	0.5			ns
t <sub>CHDX</sub>	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns



t <sub>CHDX</sub>	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
t <sub>CLDX</sub>	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Hold Time (DTR) (fSCLK>166MHz)	0.5			ns
t <sub>QSV</sub>	Clock transient to DQS valid time	Align to 30pF t <sub>CLQV</sub>			ns
t <sub>DQSQ</sub>	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
t <sub>QHS</sub>	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
t <sub>ECSV</sub>	ECS# Setup Time			10	ns
t <sub>CLQV</sub>	Clock Low To Output Valid (loading=30pF)			8	ns
t <sub>CHQV</sub>	Clock Low To Output Valid (loading=12pF)			7	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS# Low	20			ns
t <sub>SHWL</sub>	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			3	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			30	μs
t <sub>SUS</sub>	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub> <sup>(4)</sup>	Latency Between Resume And Next Suspend	100			μs
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			40	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			25	ms
t <sub>w</sub>	Write Status Register Cycle Time		10	60	ms
	Write Non-Volatile Configuration Register Cycle Time				
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	50	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	12	μs
t <sub>PP</sub>	Page Programming Time		0.15	1.5	ms
t <sub>SE</sub>	Sector Erase Time		30	450	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.15	1.5	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.22	2	s
t <sub>CE</sub>	Chip Erase Time (GD55X02GE)		300	600	s

Note:

1. Typical value at T<sub>A</sub> = 25°C.
2. Value guaranteed by design and/or characterization, not 100% tested in production.
3. Time of CS# High To Next Command After Reset from 01H/B1H command would be t<sub>w</sub> + t<sub>RST</sub>
4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



(T<sub>A</sub> = -40°C~105°C, VCC=2.7~3.6V)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>c1</sub>	Serial Clock Frequency for all instructions except Read (03H, 13H, 05H, 35H, 9EH, 9FH) in STR mode			166	MHz
f <sub>c2</sub>	Serial Clock Frequency for Fast Read in DTR Mode (0BH, 0CH, 8BH, 7CH, CBH, CCH, FDH in DTR mode)			200	MHz
f <sub>c3</sub>	Serial Clock Frequency For: Read Status(05H, 35H), Read Identification(9EH, 9FH) in STR modes			133	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
t <sub>CLH</sub>	Serial Clock High Time	45% (1/f <sub>cMax</sub> )			ns
t <sub>CLL</sub>	Serial Clock Low Time	45% (1/f <sub>cMax</sub> )			ns
t <sub>CLCH</sub> t <sub>CHCL</sub>	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> ≤100MHz)	0.6			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> >100MHz)	0.8			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> >133MHz)	1			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> >166MHz)	1.2			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	4			ns
t <sub>CHSH</sub> t <sub>CLSH</sub>	CS# Active Hold Time	4			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read)	20			ns
	CS# High Time (Write)	40			ns
t <sub>SHQZ</sub>	Output Disable Time			8	ns
t <sub>CLQX</sub> t <sub>CHQX</sub>	Output Hold Time	1.8			ns
t <sub>DVCH</sub>	Data In Setup Time (STR) (f <sub>SCLK</sub> ≤133MHz)	2			ns
	Data In Setup Time (STR) (f <sub>SCLK</sub> >133MHz)	1			ns
t <sub>DVCH</sub> t <sub>DVCL</sub>	Data In Setup Time (DTR) (f <sub>SCLK</sub> ≤100MHz)	1			ns
	Data In Setup Time (DTR) (f <sub>SCLK</sub> >100MHz)	0.8			ns
	Data In Setup Time (DTR) (f <sub>SCLK</sub> >133MHz)	0.6			ns
	Data In Setup Time (DTR) (f <sub>SCLK</sub> >166MHz)	0.5			ns
t <sub>CHDX</sub>	Data In Hold Time (STR) (f <sub>SCLK</sub> ≤133MHz)	2			ns
	Data In Hold Time (STR) (f <sub>SCLK</sub> >133MHz)	1			ns



t <sub>CHDX</sub>	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
t <sub>CLDX</sub>	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Hold Time (DTR) (fSCLK>166MHz)	0.5			ns
t <sub>QSV</sub>	Clock transient to DQS valid time	Align to 30pF t <sub>CLQV</sub>			ns
t <sub>DQSQ</sub>	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
t <sub>QHS</sub>	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
t <sub>ECSV</sub>	ECS# Setup Time			10	ns
t <sub>CLQV</sub>	Clock Low To Output Valid (loading=30pF)			8	ns
t <sub>CHQV</sub>	Clock Low To Output Valid (loading=12pF)			7	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS# Low	20			ns
t <sub>SHWL</sub>	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			3	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			30	μs
t <sub>SUS</sub>	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub> <sup>(4)</sup>	Latency Between Resume And Next Suspend	100			μs
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			40	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			25	ms
t <sub>w</sub>	Write Status Register Cycle Time		10	70	ms
	Write Non-Volatile Configuration Register Cycle Time				
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	140	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	25	μs
t <sub>PP</sub>	Page Programming Time		0.15	2	ms
t <sub>SE</sub>	Sector Erase Time		30	650	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.15	1.6	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.22	3	s
t <sub>CE</sub>	Chip Erase Time (GD55X02GE)		300	900	s

Note:

1. Typical value at T<sub>A</sub> = 25°C.
2. Value guaranteed by design and/or characterization, not 100% tested in production.
3. Time of CS# High To Next Command After Reset from 01H/B1H command would be t<sub>w</sub> + t<sub>RST</sub>
4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



(T<sub>A</sub> = -40°C~125°C, VCC=2.7~3.6V)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>C1</sub>	Serial Clock Frequency for all instructions except Read (03H, 13H, 05H, 35H, 9EH, 9FH) in STR mode			166	MHz
f <sub>C2</sub>	Serial Clock Frequency for Fast Read in DTR Mode (0BH, 0CH, 8BH, 7CH, CBH, CCH, FDH in DTR mode)			166	MHz
f <sub>C3</sub>	Serial Clock Frequency For: Read Status(05H, 35H), Read Identification(9EH, 9FH) in STR modes			133	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
t <sub>CLH</sub>	Serial Clock High Time	45% (1/f <sub>CMax</sub> )			ns
t <sub>CLL</sub>	Serial Clock Low Time	45% (1/f <sub>CMax</sub> )			ns
t <sub>CLCH</sub> t <sub>CHCL</sub>	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> ≤100MHz)	0.6			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> >100MHz)	0.8			V/ns
	Serial Clock Rise/Fall Time (Slew Rate) (f <sub>SCLK</sub> >133MHz)	1			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	4			ns
t <sub>CHSH</sub> t <sub>CLSH</sub>	CS# Active Hold Time	4			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read)	20			ns
	CS# High Time (Write)	40			ns
t <sub>SHQZ</sub>	Output Disable Time			8	ns
t <sub>CLQX</sub> t <sub>CHQX</sub>	Output Hold Time	1.8			ns
t <sub>DVCH</sub>	Data In Setup Time (STR) (f <sub>SCLK</sub> ≤133MHz)	2			ns
	Data In Setup Time (STR) (f <sub>SCLK</sub> >133MHz)	1			ns
t <sub>DVCH</sub> t <sub>DVCL</sub>	Data In Setup Time (DTR) (f <sub>SCLK</sub> ≤100MHz)	1			ns
	Data In Setup Time (DTR) (f <sub>SCLK</sub> >100MHz)	0.8			ns
	Data In Setup Time (DTR) (f <sub>SCLK</sub> >133MHz)	0.6			ns
t <sub>CHDX</sub>	Data In Hold Time (STR) (f <sub>SCLK</sub> ≤133MHz)	2			ns
	Data In Hold Time (STR) (f <sub>SCLK</sub> >133MHz)	1			ns
t <sub>CHDX</sub> t <sub>CLDX</sub>	Data In Hold Time (DTR) (f <sub>SCLK</sub> ≤100MHz)	1			ns
	Data In Hold Time (DTR) (f <sub>SCLK</sub> >100MHz)	0.8			ns
	Data In Hold Time (DTR) (f <sub>SCLK</sub> >133MHz)	0.6			ns
t <sub>QSV</sub>	Clock transient to DQS valid time	Align to 30pF t <sub>CLQV</sub>			ns
t <sub>DQSQ</sub>	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns



$t_{QHS}$	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
$t_{ECSV}$	ECS# Setup Time			10	ns
$t_{CLQV}$	Clock Low To Output Valid (loading=30pF)			8	ns
$t_{CHQV}$	Clock Low To Output Valid (loading=12pF)			7	ns
$t_{WHSL}$	Write Protect Setup Time Before CS# Low	20			ns
$t_{SHWL}$	Write Protect Hold Time After CS# High	100			ns
$t_{DP}$	CS# High To Deep Power-Down Mode			3	$\mu$ s
$t_{RES1}$	CS# High To Standby Mode Without Electronic Signature Read			30	$\mu$ s
$t_{SUS}$	CS# High To Next Command After Suspend			20	$\mu$ s
$t_{RS}^{(4)}$	Latency Between Resume And Next Suspend	100			$\mu$ s
$t_{RST}$	CS# High To Next Command After Reset (Except From Erase)			40	$\mu$ s
$t_{RST\_E}$	CS# High To Next Command After Reset (From Erase)			25	ms
$t_w$	Write Status Register Cycle Time Write Non-Volatile Configuration Register Cycle Time		10	70	ms
$t_{BP1}$	Byte Program Time (First Byte)		30	140	$\mu$ s
$t_{BP2}$	Additional Byte Program Time (After First Byte)		2.5	25	$\mu$ s
$t_{PP}$	Page Programming Time		0.15	3	ms
$t_{SE}$	Sector Erase Time		30	850	ms
$t_{BE1}$	Block Erase Time (32K Bytes)		0.15	1.6	s
$t_{BE2}$	Block Erase Time (64K Bytes)		0.22	3	s
$t_{CE}$	Chip Erase Time (GD55X02GE)		300	1000	s

**Note:**

1. Typical value at  $T_A = 25^\circ\text{C}$ .
2. Value guaranteed by design and/or characterization, not 100% tested in production.
3. Time of CS# High To Next Command After Reset from 01H/B1H command would be  $t_w + t_{RST}$
4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.

**Figure 119. Serial Input Timing**






Figure 120. Output Timing




Figure 121. Serial Input Timing (DTR)






Figure 122. Serial Output Timing (DTR)







**Figure 123. DQS Output Timing (STR)**




**Figure 124. DQS Output Timing (DTR)**



**Figure 125. Resume to Suspend Timing Diagram**




**Figure 126. WP# Timing**





**Figure 127. RESET Timing**



**Table 14. Reset Timing**

Symbol	Parameter	Min.	Typ.	Max.	Unit.
$t_{RLRH}$	Reset Pulse Width	1			$\mu$ s
$t_{RHSL}$	Reset Hold time before next Operation	50			ns
$t_{RB}$	Reset Recovery Time (From Read or Program)			40	$\mu$ s
	Reset Recovery Time (From Erase)			25	ms


Note:

1. Time of Reset Recovery Time from 01H/B1H command would be  $t_w + t_{RB}$
2. The device need  $t_{RB(max)}$  at most to get ready for all commands after RESET# low.



## 11 ORDERING INFORMATION

**GD XX XX XX X X X X X**



\*Please contact GigaDevice sales for automotive products.

\*\*F grade has implemented additional test flows to ensure higher product quality than I grade.



## 11.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

### Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55X02GEBIR	200MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD55X02GEBIK	200MHz			Y/R

### Temperature Range J: Industrial+ (-40°C to +105°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55X02GEBJR	200MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD55X02GEBJK	200MHz			Y/R

### Temperature Range E: Industrial+ (-40°C to +125°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55X02GEBER	166MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD55X02GEBEK	166MHz			Y/R


### Temperature Range F: Industrial+ (-40°C to +85°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55X02GEBFR	200MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD55X02GEBFK	200MHz			Y/R



## 12 PACKAGE INFORMATION

### 12.1 Package TFBGA-24BALL (5x5 ball array)



#### Dimensions

Symbol		A	A1	A2	b	E	E1	D	D1	e
Unit										
mm	Min	-	0.25	-	0.35	5.90	4.00	7.90	4.00	1.00
	Nom	-	0.30	0.80	0.40	6.00		8.00		
	Max	1.20	0.35	-	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.



### 13 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2021-5-21
1.1	Add Note of WP# Pin and NC Ball Modify Typo pf ECS# Timing Modify Typo of DLP Modify I <sub>CC1</sub> Typical Value from 64μA to 80μA Add f <sub>C3</sub> for 05H, 35H, 9EH, 9FH in STR Mode Modify Description of AC Parameter t <sub>CLCH</sub> /t <sub>CHCL</sub> Update Ordering Information	P6 P14 P25-26 P67-69 P70 P72, P74 P70 P72, P74 P79-80	2022-1-20
1.2	Modify Note of WP# and RESET# Pin Update SFDP Standard Number to No.216F Modify Description Typo of AC Parameter f <sub>C2</sub> Add Note of t <sub>RS</sub> Modify TFBGA-24Ball Dimensions Table	P6 P63 P70, P72, P74 P71, P73, P75 P81	2022-9-15

## Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, non-infringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

**Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.**